Silicon Design Engineer
发布于 大约 16 小时前普通员工/个人贡献者
值不值得投
薪资怎么样
53K
比芯片设计中位数高
发布情况
新岗位 · 今天发布
公司情况
这家公司招聘很活跃
37 个在招 · 其中芯片设计 4 个
市场机会
选择面较广
芯片设计 · 约 500 个在招
职位详情
关于这个职位
This role is for a Silicon Design Engineer specializing in electrostatic discharge (ESD) protection for advanced ASIC and FPGA applications. You will be involved in designing, verifying, and testing ESD protection circuits, leveraging simulation tools and collaborating with cross-functional teams to ensure robust chip reliability.
最低要求
Typically, the candidate will hold a degree in Electronic Engineering or a physical science and possess substantial relevant industry experience. This position requires a basic understanding of device physics, ESD protection principles, circuit design simulations/verifications, and silicon manufacturing processes. Familiarity with circuit simulation/verification tools, layout analysis, data interpretation, and device characterization is essential.
工作职责
Participate in ESD protection schemes in the advanced Si technologies
优先资格
Understanding of ESD design and protection strategies in advanced logic technologies (beyond 7nm)
AI 洞察
暂无 AI 洞察数据
超威半导体 的其他在招职位