Marvell logo
美满电子
Analog IC Design Intern - Master's Degree

Analog IC Design Intern - Master's Degree

发布于 大约 3 小时前

实习/见习

Hsinchu City, Taiwan
无经验要求
实习生
仅现场办公
硕士
芯片设计
Adc
Analog Ic
Cad Tools
Dac
Finfet
Pll
Serdes

AI 估算 · 5k–7k

Internship salary for MS student in semiconductor industry in Taiwan; typical range converted to RMB.

职位详情

关于这个职位

This is an analog IC design internship at Marvell, focusing on high-speed SerDes circuits for advanced technology nodes. You will participate in design, verification, and evaluation of analog/mixed-signal IPs, working with experienced engineers on cutting-edge semiconductor solutions.

最低要求

Currently pursuing a MS/PHD degree in CS/EE or related technical fields.

Good personal communication skills and team working spirit.
Hardworking and motivated to be part of a highly competent design team.
Familiar with CAD tools for simulations and layouts.
Proficient in one of the following: fundamental analog circuit design (Opamp, regulator, Bandgap, ADC, DAC etc.), high speed SERDES design (CTLE, Driver, Demux, MUX etc.), or high frequency clock design (PLL, Clock delivery etc.).

工作职责

High-speed and high-performance Analog SerDes development in advanced technology nodes (5nm, 3nm and beyond).

Participate in SerDes design verification across different application and PVT.
Provide instructions to layout engineers.

AI 洞察

优缺点分析

优点

  • Hands-on experience with cutting-edge process nodes (5nm, 3nm).
  • Work on high-speed SerDes, a key technology in data infrastructure.
  • Strong company reputation and mentorship opportunities.
  • Requires deep understanding of analog circuit theory
  • steep learning curve.
  • Internship duration may be limited
  • need to quickly contribute.
  • Possible high expectations from a top-tier design team.
  • This internship is ideal for MS/PhD students passionate about analog/mixed-signal IC design who want to work on advanced technology and gain industry experience.

缺点 / 挑战

暂无明显挑战项

角色解读

  • Transition to full-time analog designer at Marvell or other semiconductor firms.
  • Progress to senior IC designer specializing in SerDes or mixed-signal IP.
  • Potential for technical lead or architect roles in advanced node development.
  • Design and verify high-speed analog circuits like SerDes, PLL, and ADC for advanced nodes.
  • Use simulation tools (e.g., SPICE) to ensure performance across PVT variations.
  • Collaborate with layout engineers to implement physical design.
  • Strong fundamentals in analog circuit design (op-amps, bandgaps, etc.).
  • Familiarity with CAD tools for circuit simulation and layout.
  • Knowledge of high-speed design concepts, such as signal integrity.

申请策略

  • Show genuine interest in high-speed design and Marvell's technology.
  • Mention eligibility for RDSS or willingness to learn
  • emphasize motivation.
  • Emphasize analog circuit coursework and any relevant projects (e.g., op-amp, PLL design).
  • Include simulation tools proficiency (Cadence, SPICE, etc.).
  • Highlight teamwork and communication skills, as layout collaboration is required.
  • Review fundamentals of PLL, SerDes, and ADC/DAC architectures.
  • Practice using CAD tools for circuit simulation and layout verification.

面试指南

  • Start with a clear top-level explanation, then dive into specific circuit details.
  • Use the STAR method for project-related questions: Situation, Task, Action, Result.
  • Show systematic thinking: mention trade-offs (power, speed, area) and how you address them.
  • Explain the operation of a charge-pump PLL and its key design challenges.
  • How would you design a high-speed comparator for an ADC?
  • Describe a project where you used CAD tools for circuit simulation.
  • What is the impact of process variation on a bandgap reference?
  • How do you ensure signal integrity in high-speed SerDes?

职位点评

68
综合评分

Top-tier analog IC internship with advanced nodes, strong learning curve, but modest pay.

从学习成长、工作节奏、岗位方向和实习待遇综合评估,方便比较实习机会。

更适合这类人
This internship suits students prioritizing skill growth and hands-on experience with cutting-edge technology over immediate compensation.
表现最好
成长发展
相对薄弱
薪资福利
薪资福利40
成长发展85
工作生活60
使命价值70

薪资福利

40较低

Internship pay is modest and benefits are not detailed; compensation is a secondary factor for this role.

薪资信号未披露(AI估算:5K-7K/月)

成长发展

85较高

High learning potential with advanced nodes and experienced team; strong skill development opportunity.

技术前沿前沿/新兴技术
技术栈SerDes、PLL、ADC、DAC、FinFET、5nm、3nm
业务类型profit_center

工作生活

60中等

On-site work in Hsinchu, typical for semiconductor internships; work-life balance not explicitly addressed.

工作模式仅现场办公
办公地点科技园/产业园
加班情况未提及(无法判断)

使命价值

70中等

Semiconductor industry is high-growth; contributes to data infrastructure, but social impact is moderate.

行业发展高速增长赛道
社会影响中性/一般
创新程度积极采用新技术
Watch Jobs