Staff Test Engineer
发布于 大约 15 小时前中层管理(经理/总监)
值不值得投
综合评分 84
Senior technical leadership role with high development potential in semiconductor testing, requiring deep expertise and offering hybrid flexibility, within a global industry leader.
从薪资福利、成长空间、工作节奏和岗位方向综合评估，方便横向比较。
薪资怎么样
150K
比测试开发中位数高
发布情况
新岗位 · 今天发布
公司情况
这家公司招聘很活跃
89 个在招
市场机会
选择面较广
测试开发 · 约 550 个在招
职位详情
关于这个职位
This is a senior-level Test Engineer position responsible for leading semiconductor test development initiatives. The role involves defining test strategies, architecting cost-effective solutions, leading hardware design reviews for high-voltage applications, and driving design-for-testability (DfT) with IC design teams. The engineer will also mentor junior staff and optimize test yields and costs.
最低要求
Bachelor's degree in Electrical Engineering, Electronics, or related field (Master’s degree strongly preferred).
工作职责
Test Architecture & Strategy: Define and architect cost-effective and high-efficiency test solutions for complex products on Cohu DMDx and Acco STS8300 platforms. Lead the transition of legacy platforms to new technology nodes.
优先资格
Design for Test (DfT): Deep knowledge of Scan, MBIST, and analog DfT techniques.
AI 洞察
优缺点分析
优点
- The role offers significant technical depth and ownership, working on cutting-edge semiconductor test challenges (e.g., GaN).
- It includes clear leadership and mentorship responsibilities, providing a platform to shape team practices and technical direction.
- Working at a global semiconductor leader like Renesas provides exposure to international projects, top-tier tools, and a robust product portfolio.
- The hybrid work model (2 days remote) offers a good degree of flexibility.
- The position demands a very broad and deep skill set across hardware, software, and semiconductor physics, which can be technically intense.
- Driving NPI and yield optimization projects involves high responsibility and pressure to meet tight production timelines and cost targets.
- Acting as a technical focal point for international collaboration requires excellent communication skills to navigate different teams and cultures.
- This position is ideal for a seasoned test engineer with nearly a decade of experience who seeks to move beyond pure technical execution into strategic leadership, mentorship, and cross-functional influence within the semiconductor industry.
缺点 / 挑战
暂无明显挑战项
角色解读
- This role is a natural stepping stone to a Test Architect or Principal Engineer position, focusing on broader technology and strategy.
- It provides a strong path to technical management roles within the test engineering department, leading larger teams or multiple functional areas.
- The deep domain expertise in semiconductor testing and GaN applications is highly valued and can open opportunities across the industry.
- You will architect and lead the test strategy for complex semiconductor products, transitioning from legacy systems to new technology nodes.
- You will oversee the design of advanced test hardware, solving critical signal and thermal challenges for high-voltage applications like GaN.
- You will drive design-for-testability (DfT) initiatives with IC designers from the early stages to ensure test coverage and yield.
- You will analyze test data to optimize yields and implement strategies to reduce test costs and time.
- Deep, expert-level knowledge of specific ATE platforms (V93K, STS8300, etc.) is essential for optimizing test solutions.
- Advanced programming proficiency in C/C++ and VB, with experience building scalable test frameworks, not just single programs.
- Strong hardware engineering skills for designing and reviewing complex test interface boards, especially for high-power applications.
- Strategic analytical abilities for statistical data analysis to drive yield improvement and cost reduction projects.
申请策略
- Research Renesas' key product areas in power management and automotive semiconductors to understand the context of the test challenges you'll be solving.
- Be prepared to discuss not just *how* you tested a product, but *why* you chose a specific test strategy and how it impacted cost, coverage, and time-to-market.
- Prepare concrete examples of times you mentored junior engineers or led technical best practices within a team.
- Emphasize your 8+ years of hands-on semiconductor test development experience, specifically mentioning complex mixed-signal or power management products.
- Detail your SME-level expertise with the listed ATE platforms (e.g., Advantest V93K), including specific optimization or migration projects you led.
- Highlight experience leading projects, especially NPI from concept to production, and any significant yield improvement or cost reduction achievements.
- Clearly list your proficiency in C/C++, VB, and any scripting languages (Python/Perl), linking them to test library/framework development.
- Deepen your knowledge of DfT techniques (Scan, MBIST, analog DfT) as it's a preferred qualification and critical for the role's strategic aspect.
面试指南
- Use the STAR method (Situation, Task, Action, Result) to structure your answers for behavioral questions.
- For technical questions, provide a structured thought process: 1) Understand the problem, 2) Outline potential approaches, 3) Explain your chosen solution and its rationale, 4) Discuss trade-offs and validation.
- Always quantify your impact where possible (e.g., 'reduced test time by 15%', 'improved first-pass yield from X% to Y%').
- Describe your experience with the [Advantest V93K / Acco STS8300] platform. What complex project did you architect a test solution for?
- Walk me through a time you significantly improved test yield or reduced test cost (CoT) for a product. What was your methodology?
- How would you approach a DfT review with IC designers for a new, complex mixed-signal SoC? What key elements would you focus on?
- Can you give an example of mentoring a junior engineer? What was your approach and what was the outcome?
- Describe a challenging signal integrity or thermal issue you solved in test hardware design for a high-power application.
职位点评
薪资福利
The compensation is likely competitive for a senior technical role at a multinational semiconductor company, though specific salary data is not disclosed in the JD. Benefits like a hybrid work model add value.
成长发展
This role is highly developmental, offering opportunities to lead technical strategy, work on advanced technologies like GaN, mentor others, and grow into a broader technical leadership or architecture role.
工作生活
The explicit hybrid work model (2 days remote) provides good flexibility. The role is based in Taiwan, which aligns with the location preference. No explicit WLB signals are given, but a major corporation often has structured processes.
使命价值
The role contributes to making technology in automotive, industrial, and IoT markets safer and smarter, which has a tangible positive impact. Working at a global semiconductor leader provides a sense of contributing to essential, widespread technology.
瑞萨电子 的其他在招职位