
SoC Physical Design Engineer, Sr Staff
发布于 大约 3 小时前普通员工/个人贡献者
AI 估算 · 45k–80k
Senior physical design engineer at a leading EDA company in Taiwan, competitive semiconductor market.
职位详情
关于这个职位
As a Senior Staff SoC Physical Design Engineer at Synopsys, you will collaborate with customer IC design teams to achieve successful tape-outs using Synopsys EDA tools, focusing on physical implementation, timing closure, IR/EM, and physical verification. This role requires deep expertise and offers the opportunity to work on cutting-edge chip designs.
最低要求
+ years of industry experience in SOC engineering
工作职责
Collaborating with other FE and BE engineers or customer engineers to assist in successful tape-outs from RTL to GDS or from Netlist to GDS using Synopsys EDA tools
优先资格
Knowledge of UPF and low power techniques
AI 洞察
优缺点分析
优点
- Work at a leading EDA company with advanced technology and strong industry reputation.
- Opportunity to collaborate with diverse customer teams and learn best practices.
- High compensation potential due to seniority and specialized skills.
- Contribute to cutting-edge chip designs enabling AI and Pervasive Intelligence.
- High responsibility and pressure to ensure successful tape-outs within deadlines.
- Frequent customer interaction may require travel or flexible scheduling.
- Need to continuously update skills with evolving process nodes and tool features.
- This role is ideal for experienced physical design engineers who enjoy technical depth and customer engagement and seek a stable yet challenging position.
缺点 / 挑战
暂无明显挑战项
角色解读
- Progress to technical expert or principal engineer roles, leading larger tape-outs or multiple projects.
- Move into customer-facing consulting roles, developing technical proposals and influencing tool roadmap.
- Transition to R&D positions, providing feedback to improve Synopsys tools.
- Collaborate with front-end and back-end engineers to ensure successful tape-outs from RTL to GDS or Netlist to GDS using Synopsys tools.
- Focus on physical implementation, IR/EM, timing closure, and physical verification for complex SoC designs.
- Interact directly with customers to identify and remove project barriers, acting as a technical consultant.
- Plan and manage project tasks, potentially leading technical proposals and working through the project lifecycle.
- Deep expertise in physical design and timing closure, with 10+ years of SOC engineering experience.
- Proficiency in Synopsys EDA tools including APR, STA, and physical verification.
- Strong English communication and customer interfacing skills to work effectively with diverse teams.
- Knowledge of low power techniques and UPF is a plus.
申请策略
- Research Synopsys' product portfolio and recent innovations to show genuine interest.
- Be prepared to discuss specific examples of how you've driven tape-out success and overcome barriers.
- Highlight your 10+ years of SOC physical design experience with specific tape-out successes.
- Emphasize expertise in timing closure, IR/EM, and physical verification, with named tools.
- Showcase customer-facing project examples where you solved complex design issues.
- Include any experience with UPF and low power techniques.
- Brush up on latest Synopsys tools and flow, such as Fusion Compiler or IC Compiler II.
- Deepen understanding of advanced process node challenges and design closure techniques.
面试指南
- Use the STAR method (Situation, Task, Action, Result) to structure behavioral answers.
- For technical questions, demonstrate a structured problem-solving approach: define the issue, analyze root cause, propose solutions, and validate results.
- For customer-facing scenarios, emphasize communication, empathy, and alignment with business goals.
- Describe a complex timing closure challenge you faced and how you resolved it.
- How do you prioritize tasks when managing multiple tape-out projects?
- Explain your approach to working with customers who have conflicting requirements.
- What is your experience with low power design techniques and UPF?
- How do you stay updated with evolving EDA tools and methodologies?
职位点评
Senior physical design role at Synopsys, strong technical growth, unclear work-life balance.
从薪资福利、成长空间、工作节奏和岗位方向综合评估,方便横向比较。
薪资福利
The role likely offers competitive compensation for a senior engineer, but salary specifics are not disclosed in the JD.
成长发展
The role provides deep technical challenges and access to advanced EDA tools, fostering significant skill development.
工作生活
No explicit work-life balance information is provided; the role may involve on-site work and customer interaction.
使命价值
The work contributes to the era of pervasive intelligence and continuous innovation, offering a sense of purpose.
新思科技 的其他在招职位
Principal Product Sales Manager (EDA Tools)
新思科技 · Hsinchu, TaiwanAI 估算 · 40k-70kApplication Engineering, Staff Engineer - Physical Verification (Runset Development)
新思科技 · Hsinchu, TaiwanAI 估算 · 45k-65kFoundry Program Manager, Sr Staff
新思科技 · Hsinchu, TaiwanAI 估算 · 35k-65kR&D Engineering, Staff Engineer
新思科技 · Hsinchu, TaiwanAI 估算 · 40k-70kUCIe Application Engineer, Sr Staff
新思科技 · Hsinchu, TaiwanAI 估算 · 40k-60k