UCIe Application Engineer, Sr Staff
发布于 大约 3 小时前普通员工/个人贡献者
AI 估算 · 40k–60k
Senior role in leading EDA company, high demand for chiplet expertise, competitive salary in Taiwan semiconductor industry.
职位详情
关于这个职位
As a Senior Staff UCIe Application Engineer at Synopsys, you will guide customers in integrating UCIe IP into their ASIC SoCs, providing expert advice on configuration, simulation, and design flows. This role offers deep technical challenges in chiplet interconnect technology, with opportunities to influence industry standards and collaborate with leading semiconductor companies.
最低要求
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field. Minimum 10 years of experience in ASIC design, verification, or applications engineering within advanced technology nodes (10nm/7nm/5nm/3nm). Hands-on expertise in mixed-signal and high-speed interface design and integration, ASIC front-end and/or back-end implementation, including simulation, synthesis, floorplanning, and DFT. Strong knowledge of EDA tools and methodologies.
工作职责
Guiding customers through the integration of Synopsys UCIe IP into their ASIC SoC and systems, addressing both technical and process challenges. Providing expert advice on IIP configuration, simulation, synthesis, floorplanning, static timing analysis (STA), and design-for-test (DFT) strategies. Conducting in-depth integration reviews at key SoC development milestones to ensure optimal IP performance and compatibility. Delivering comprehensive training and workshops to customer engineering teams on the latest UCIe specifications and integration best practices. Collaborating with Synopsys R&D to develop application notes and technical collateral on advanced integration topics. Supporting pre-sales activities, including technical demos, conference presentations, and responding to technical inquiries from prospective clients. Providing feedback and insights to R&D for continuous improvement of Synopsys IIP products based on customer experiences and emerging industry trends. Participating in internal design reviews to align product development with evolving customer needs and market demands.
优先资格
Additional experience in P&R, Physical Verification, and Signal/Power Integrity highly valued. Familiarity in Die-to-Die and PCIe/CXL protocols considered a significant advantage.
AI 洞察
优缺点分析
优点
- Work at the forefront of chiplet technology (UCIe).
- Collaborate with leading customers and influence industry standards.
- Competitive compensation and benefits at Synopsys.
- Opportunities for continuous learning and technical growth.
- High-pressure customer-facing role requiring deep technical expertise.
- Need to constantly adapt to evolving EDA tools and protocols.
- Potential travel for customer meetings (though not mentioned).
- Ideal for experienced ASIC engineers passionate about IP integration and customer-facing technical support.
缺点 / 挑战
暂无明显挑战项
角色解读
- Advance to principal engineer or technical lead roles.
- Move into product management or architect positions.
- Become a subject matter expert in chiplet interconnect standards.
- Provide technical guidance to customers integrating Synopsys UCIe IP into their ASIC/SoC designs.
- Advise on IP configuration, simulation, synthesis, floorplanning, STA, and DFT.
- Deliver training and workshops on UCIe specifications and best practices.
- Collaborate with R&D to develop application notes and support pre-sales activities.
- Deep understanding of ASIC design flow, including front-end and back-end stages.
- Hands-on experience with EDA tools and methodologies.
- Strong debugging skills for silicon and hardware issues.
- Excellent communication skills for customer interactions.
申请策略
- Tailor your resume to highlight direct experience with IP integration and pre-sales support.
- Research Synopsys's UCIe IP portfolio and recent chiplet trends to speak knowledgeably.
- Highlight 10+ years of ASIC design or application engineering experience, especially with advanced nodes.
- Showcase hands-on experience with high-speed interfaces (PCIe, CXL, Die-to-Die) and IP integration.
- Include examples of customer-facing work, such as workshops or technical training.
- Emphasize proficiency with EDA tools (synthesis, STA, DFT, P&R).
- Deepen knowledge of UCIe and chiplet standards.
- Gain experience with recent EDA tool versions and mixed-signal design.
面试指南
- Use the STAR method (Situation, Task, Action, Result) to structure examples.
- Demonstrate a systematic problem-solving approach: identify, analyze, propose solutions, validate.
- Highlight collaboration with cross-functional teams and R&D.
- Can you describe a complex SoC integration challenge you solved for a customer?
- How do you approach debugging with EDA tools in the post-layout stage?
- What experience do you have with PCIe or CXL protocols?
- How would you deliver a technical workshop to a customer engineering team?
- How do you balance customer requests with product limitations?
职位点评
Senior IC application engineering role with cutting-edge UCIe technology, strong growth potential but limited work-life balance signals.
从薪资福利、成长空间、工作节奏和岗位方向综合评估，方便横向比较。
薪资福利
While salary is not disclosed, the senior-level position at a leading EDA company is likely well-compensated.
成长发展
This role offers exposure to cutting-edge chiplet technology and opportunities to grow as a technical expert.
工作生活
Work is likely on-site at Hsinchu, with no explicit work-life balance signals.
使命价值
The role contributes to advancing semiconductor technology and industry standards, but lacks explicit social mission.
新思科技 的其他在招职位
Principal Product Sales Manager (EDA Tools)
新思科技 · Hsinchu, TaiwanAI 估算 · 40k-70kApplication Engineering, Staff Engineer - Physical Verification (Runset Development)
新思科技 · Hsinchu, TaiwanAI 估算 · 45k-65kFoundry Program Manager, Sr Staff
新思科技 · Hsinchu, TaiwanAI 估算 · 35k-65kR&D Engineering, Staff Engineer
新思科技 · Hsinchu, TaiwanAI 估算 · 40k-70kApplications Engineering, Principal Engineer - Photonics
新思科技 · Zhubei City, Hsinchu County, TaiwanAI 估算 · 40k-70k