Digital Product Engineer
发布于 大约 2 个月前普通员工/个人贡献者
AI 估算 · 20k–35k
Based on experience level and company's competitive compensation in semiconductor industry.
职位详情
关于这个职位
This position involves validating Digital SOC chips on ATE, SLT, and Bench, collaborating with cross-functional teams to develop HVM test solutions. You will work on power and performance tests, project planning, and execution throughout the SOC development lifecycle.
最低要求
Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
工作职责
Work closely with SOC Design, SW/System, and Chipset PE/PM/PdM to validate Digital SOC chip on ATE, SLT and Bench.
AI 洞察
优缺点分析
优点
- Work at a global leader in semiconductor, with access to cutting-edge SOC technology and test platforms.
- Gain comprehensive skills in digital test, data analytics, and reliability engineering, highly valued in the industry.
- Collaborate with diverse teams (design, software, systems) providing broad exposure to chip development lifecycle.
- Competitive compensation and benefits typical of top-tier semiconductor companies.
- Fast-paced environment with demanding schedules for silicon validation and HVM ramp-up.
- Requires deep technical knowledge and ability to debug complex issues across multiple domains.
- Constant need to adapt to new technologies and processes as SOC complexity increases.
- This role is ideal for engineers with a strong background in digital electronics and test, who enjoy hands-on validation and cross-functional collaboration in a high-stakes, fast-moving environment.
缺点 / 挑战
暂无明显挑战项
角色解读
- Advance to senior test engineer or lead engineer managing complex SOC testing projects.
- Transition into roles like product engineer, test manager, or design validation lead.
- Deepen expertise in emerging areas like AI/ML-based test optimization or advanced packaging.
- Validate Digital SOC chips on ATE and SLT platforms, ensuring test coverage and quality.
- Collaborate with cross-functional teams (design, software, systems) to develop and optimize HVM test solutions.
- Analyze test data and statistics to correlate power and performance, and drive yield improvements.
- Plan and manage project milestones, communicate progress to management and stakeholders.
- Strong understanding of digital SOC architecture and test methodologies (ATE, SLT).
- Proficiency in data analysis and statistics for test correlation and reliability assessments.
- Experience with product reliability qualification (ESD/LU, HTOL, Package Qual).
- Excellent cross-functional collaboration and project management skills.
申请策略
- Tailor your resume to match the job description keywords like 'HVM', 'ATE/SLT', 'reliability qualification'.
- Research Qualcomm's specific SOC products and recent developments to show genuine interest.
- Highlight experience with ATE/SLT test development, data analysis, and yield improvement projects.
- Showcase knowledge of SOC architecture and specific test methodologies (e.g., scan, BIST, MBIST).
- Emphasize cross-functional work and project management, especially in semiconductor companies.
- Quantify achievements like test coverage improvement, cycle time reduction, or reliability pass rates.
- Strengthen proficiency in statistical analysis tools (e.g., JMP, Python, R) for test data analytics.
- Get hands-on with common ATE platforms (e.g., Teradyne, Advantest) and SLT systems.
面试指南
- For technical questions: use STAR (Situation, Task, Action, Result) to structure your answer.
- For problem-solving: outline your diagnostic process step-by-step, emphasizing data-driven decisions.
- For collaboration: highlight cross-team communication and stakeholder management with concrete examples.
- Describe your experience with digital SOC testing on ATE platforms. What challenges did you face?
- How do you approach test coverage analysis and correlation between ATE and bench data?
- Explain a time you had to debug a complex test failure. What steps did you take?
- What is your understanding of product reliability qualifications (ESD, HTOL, etc.)?
- How do you prioritize tasks when managing multiple projects with tight deadlines?
职位点评
High-tech semiconductor validation role with strong learning opportunities and competitive pay, but limited work flexibility.
从薪资福利、成长空间、工作节奏和岗位方向综合评估，方便横向比较。
薪资福利
Qualcomm offers competitive salary and benefits typical of leading semiconductor firms, though specifics are not disclosed in the JD. The role provides standard compensation for experienced engineers in Taiwan.
成长发展
The role involves cutting-edge SOC test technology and collaboration with multiple teams, offering strong skill growth. Qualcomm provides opportunities to work on advanced chips and test methods.
工作生活
Work is on-site in Hsinchu City, with no mention of remote flexibility. Fast-paced environment may involve high pressure during validation phases, but standard work hours are likely.
使命价值
Contributing to advanced SOC production for Qualcomm, which powers many mobile and IoT devices, has a moderate social impact. The role is technically meaningful but not directly mission-driven.
高通 的其他在招职位
ASIC NPI Support Engineer
高通 · 上海市AI 估算 · 30k-50kStaff, Technical Standards – RISC-V SOC
高通 · Taipei, Taipei City, Taiwan; Hsinchu City, Hsinchu City, TaiwanAI 估算 · 30k-50kAI Infrastructure Software Engineer
高通 · 上海市AI 估算 · 25k-45kStaff Packaging Engineer - Process Package Integrity & Bumping
高通 · Hsinchu City, Hsinchu City, TaiwanAI 估算 · 25k-45kSenior Graphics Dev Tools Engineer
高通 · 上海市AI 估算 · 25k-40k