Marvell logo
美满电子
Senior Hardware Program Management Engineer

Senior Hardware Program Management Engineer

发布于 大约 3 小时前

普通员工/个人贡献者

Hsinchu City, Taiwan
中级经验
全职员工
仅现场办公
本科
硬件工程
Advantest
Ate
Dfm
Dft
半导体测试
微处理器
硅工艺
网络处理器
高速数字测试

AI 估算 · 14k–23k

半导体测试工程师,ATE技能要求高,行业专业性强,薪资具有竞争力。

职位详情

关于这个职位

作为高级硬件项目管理工程师,您将负责半导体芯片的ATE测试程序开发与硬件设计,与设计团队紧密合作确保产品从调试到量产的高质量交付,并推动测试成本降低和良率提升

该职位需要深厚的ATE测试背景和对硅工艺、DFT/DFM的理解

最低要求

Minimum 3+ years in semiconductor test engineering experience.

Solid background in ATE testing (critical skill), test methodology, silicon process, DFT/DFM, and high-speed digital testing experience required.
Microprocessor and Network Processor experience is a strong plus.
Knowledge of AdvantestTest system/software will be an added advantage.
Bachelor’s degree in Electrical Engineering or related fields and 3-5 years of related professional experience.

工作职责

Develop production and characterization ATE test programs and hardware. Understand test requirements, test methodologies and test strategies.

Collaborate with Design teams on new products from debug, characterization to full production.
Manage production test programs at various manufacturing sites. Support new product qualification and transfer.
Identify & drive test cost reduction and yield improvement projects.
Align test engineering systems/processes for various manufacturing sites.

优先资格

Microprocessor and Network Processor experience is a strong plus.

Knowledge of AdvantestTest system/software will be an added advantage.

AI 洞察

优缺点分析

优点

  • Work in a key role within the semiconductor industry, which is experiencing high growth.
  • Gain deep expertise in ATE testing and silicon validation, highly valued in the industry.
  • Opportunity to collaborate with cross-functional teams and impact product quality.
  • Requires hands-on work with complex test equipment and debugging under tight schedules.
  • Must stay updated with rapidly evolving chip technologies and test methodologies.
  • Potential for high-pressure situations during product ramp-up and yield issues.
  • Engineers who enjoy technical depth in hardware testing, problem-solving, and working in a fast-paced semiconductor environment.

缺点 / 挑战

暂无明显挑战项

角色解读

  • Advance to a senior test engineering role or lead a test team.
  • Transition into design-for-test (DFT) or product engineering roles.
  • Become a technical expert in semiconductor test methodologies.
  • Develop production and characterization ATE test programs and hardware for semiconductor chips.
  • Collaborate with design teams to ensure testability and meet customer specifications.
  • Manage test programs across multiple manufacturing sites and support new product qualification.
  • Drive test cost reduction and yield improvement projects.
  • Strong background in ATE testing, test methodology, and silicon process.
  • Knowledge of DFT/DFM and high-speed digital testing.
  • Experience with microprocessor and network processor testing is a plus.
  • Familiarity with Advantest test systems is advantageous.

申请策略

  • Tailor your resume to showcase relevant test engineering experience and technical accomplishments.
  • Research Marvell's product portfolio to align your skills with their specific test needs.
  • Emphasize hands-on ATE test program development experience and specific test hardware projects.
  • Quantify achievements in test cost reduction and yield improvement.
  • Highlight any experience with microprocessors, network processors, or Advantest systems.
  • Deepen knowledge of DFT/DFM and high-speed digital testing techniques.
  • Familiarize yourself with Advantest test systems if not already experienced.
  • Learn about semiconductor manufacturing processes and data analysis for yield optimization.

面试指南

  • Use the STAR method: Situation, Task, Action, Result.
  • Focus on measurable outcomes (e.g., reduce test time by X%, improve yield by Y%).
  • Demonstrate cross-functional collaboration and problem-solving approach.
  • Describe your experience developing ATE test programs. What challenges did you face?
  • How do you approach test cost reduction without compromising quality?
  • Explain how you would collaborate with design teams to improve testability.
  • What is your experience with high-speed digital testing and signal integrity?
  • Describe a time you improved yield. What steps did you take?

职位点评

67
综合评分

半导体测试工程师,ATE技术为核心,行业前景好,但工作地点固定,WLB一般。

从薪资福利、成长空间、工作节奏和岗位方向综合评估,方便横向比较。

更适合这类人
适合追求技术成长和稳定职业发展的求职者
表现最好
成长发展
相对薄弱
使命价值
薪资福利70
成长发展75
工作生活60
使命价值50

薪资福利

70中等

Competitive compensation and benefits are mentioned, but no specific numbers. Semiconductor roles in Taiwan typically offer good pay.

薪资信号未披露(AI估算:14K-23K/月)

成长发展

75中等

The role offers strong technical growth in ATE and semiconductor testing, with opportunities to work on advanced chips. However, promotion paths are not explicitly stated.

技术前沿主流现代技术
技术栈ATE、DFT、DFM、高速数字测试、半导体工艺
成长机会grow and develop with us
业务类型ambiguous

工作生活

60中等

On-site work in Hsinchu, typical for semiconductor roles. No WLB signals in JD.

工作模式仅现场办公
办公地点科技园/产业园
加班情况未提及(无法判断)

使命价值

50较低

Semiconductor industry has high growth, but the role's social impact is indirect.

行业发展高速增长赛道
社会影响中性/一般
使命信号affect the arc of individual lives
创新程度积极采用新技术
Watch Jobs