
Staff Layout Engineer
发布于 大约 14 小时前普通员工/个人贡献者
AI 估算 · 45k–70k
Staff-level IC layout role with 8+ years required, based in Singapore, high market demand.
职位详情
关于这个职位
This is a senior IC layout engineering role focused on memory, I/O, and standard cell layout design. You will be based in Singapore and work on advanced process nodes (7nm, 5nm, 2nm) using Cadence Virtuoso and Calibre tools. The position requires deep expertise in physical verification and the ability to lead junior engineers.
最低要求
Strong layout knowledge with a minimum of 8 years of experience
工作职责
Responsible to understand and apply all necessary layout guidelines (standard cells, I/O memories), new process rules and other technical requirements for quality layout
优先资格
Experienced in analog layout is also a plus
AI 洞察
优缺点分析
优点
- Work on cutting-edge semiconductor process nodes (2nm and below).
- Join a global leader (Broadcom) with a strong engineering culture.
- Potential for high compensation in Singapore.
- Opportunity to lead and mentor junior engineers.
- Must relocate to Singapore immediately, involving significant lifestyle changes.
- High responsibility for quality and schedule in complex layout tasks.
- Requires continuous learning of new process rules and methodologies.
- Experienced layout engineers who are self-reliant, adaptable, and seeking a senior technical role abroad.
缺点 / 挑战
暂无明显挑战项
角色解读
- Advance to Senior Staff Engineer or Principal Engineer roles.
- Move into technical management or architecture roles within the Library Group.
- Become a domain expert in advanced node layout methodologies.
- Design and verify physical layouts for memory, I/O, and standard cells using Cadence Virtuoso and Calibre.
- Perform floor-planning, hierarchy layout, and chip integration for advanced process nodes.
- Collaborate with circuit designers to ensure layout meets design rules and performance targets.
- Lead new technology reviews and compile layout methodology documentation.
- Strong command of Cadence Layout tools and CALIBRE/Hercules verification tools.
- In-depth knowledge of submicron CMOS processes (16nm, 7nm, 5nm, 2nm, A14).
- Expertise in memory layout design and physical verification (LVS, DRC, ERC, Antenna, EM).
- Project leadership and team training abilities.
申请策略
- Be ready to discuss your relocation plan to Singapore.
- Demonstrate your ability to work independently and lead teams.
- Emphasize 8+ years of IC layout experience with specific process nodes (7nm/5nm).
- Highlight memory layout projects and physical verification achievements.
- Showcase leadership in team training or project management.
- Include any analog layout, SKILL programming, or memory compiler experience.
- Strengthen Calibre/Hercules verification flow and advanced DRC/LVS debugging.
- Learn SKILL scripting to automate layout tasks.
面试指南
- Use the STAR method: situation, task, action, result.
- Highlight your hands-on experience with specific tools and nodes.
- Show your problem-solving and leadership qualities.
- Describe a complex memory layout you designed. What were the challenges?
- How do you ensure DRC/LVS clean sign-off under tight schedules?
- Explain how you handle new process rule adoption.
- How have you trained or mentored junior layout engineers?
- What is your approach to floor-planning for a large chip?
职位点评
Senior IC layout role at the technology frontier, requiring relocation to Singapore, with strong development potential but lifestyle disruptions.
从薪资福利、成长空间、工作节奏和岗位方向综合评估,方便横向比较。
薪资福利
The JD does not disclose salary, but the role is senior-level and based in Singapore, typically offering competitive compensation.
成长发展
The role involves advanced process nodes, leadership opportunities, and technical depth, providing strong growth potential.
工作生活
The immediate relocation requirement to Singapore may disrupt work-life balance, and no WLB signals are provided in the JD.
使命价值
The semiconductor industry is booming, and the role contributes to advanced technology development, though no explicit mission statements are present.
威睿 的其他在招职位
Staff Layout Engineer
威睿 · China-Shanghai-Zhangjiang Hi TechAI 估算 · 40k-65kR&D Engineer Fab Process
威睿 · Taiwan-Hsinchu-Puding RoadAI 估算 · 30k-50kR&D Physical Design Engineer
威睿 · 上海市AI 估算 · 35k-50kSubstrate Engineer
威睿 · Taiwan-Hsinchu-Puding RoadAI 估算 · 35k-55kPrincipal Engineer
威睿 · 上海市AI 估算 · 45k-70k